

HP E3471A Emulator for Hitachi H8S/2000 Series Microprocessors

Product Overview

Design, debug, and integrate real-time embedded systems

The HP E3471A emulator supports Hitachi H8S/2241, 2242, 2245, 2246, 2653 and 2655 microprocessors to clock speeds of 25 MHz at 5 volts and 13 MHz at 3 volts with no adapter. The emulator provides the capabilities needed to develop H8S/2000 Series embedded systems including; real-time measurements, interpreted displays of on-chip registers, emulation memory, a deep-trace analyzer, and hardware breakpoints.

For both PC and workstation the C debugger user interface is provided, offering a similar look and feel as Microsoft Windows 95 and X/Motif. The debugger combines the ease of use of a full graphical user interface with the HP 64700's transparent, real-time emulation. It provides powerful measurement capabilities ranging from real-time nonintrusive analysis to high-level C source code debugging. This combination allows you to debug embedded C programs at the source level, while your target runs at full speed.




HP E3471A Features

- 25 MHz*, at 5 volts and 13 MHz* at 3 volts
- Zero-wait state in target and emulation memory
- Support for H8S/2241, 2242, 2245, 2246, 2653 and 2655 processors
- Configuration menu for easy emulator setup
- Display and modify functions for internal I/O registers
- · Background monitor
- Eight real-time hardware breakpoints
- Unlimited software execution breakpoints
- Support for fast file download
- Connection to the target system
 - Soldered socket adapter for 100, 120 or 128 pin QFP

- packages
- Soldered socket adapter can be used by emulator probe or H8S microprocessor
- A 6 inch flexible probe cable provides a pliable connection between the socket on the target system and the adapter cable
- A two foot adapter cable connects the HP 64700 system to the probe cable

^{*}Contact your HP 64000 field engineer for the latest configuration information and supported processor speeds.

Modular HP 64700 Series system



Emulation Bus analyzer

- 80 channel available with trace buffer depths of 1 K, 8 K, 64 K, or 256 K
- Postprocessed software-based dequed trace with symbols and source lines
- Eight hardware breakpoints, each consisting of address, status and data comparators
- Event sequencing up to eight levels deep
- Time tags with 20 nsec resolution (HP 64794X) and state counting
- Prestore capability

Emulation Memory

- Dual-ported emulation memory allows modification of memory without interrupting the processor
- Memory configurations of 256K, 1M and 4M
- · Memory mapping in 1K blocks

Software Support

- The C debugger user interface is hosted on a PC or HP 9000 Series 700 workstation*
- The Hitachi assembler and compiler are supported on a PC or HP 9000 Series 700 workstation**
- * For support on Sun SPARC workstations contact you local HP sales representative
- **For support of IAR SYSTEMS AB assembler and compiler contact your local HP sales representative.

HP 64700B Card Cage

- A modular chassis for emulation tools and analysis tools
- The modular design is easily reconfigured to support 8, 16 and 32 bit microprocessors
- Built-in LAN for maximum system throughput for growing system design needs
- Flash EPROMs for easy and fast firmware updates
- Space for future measurement needs

Networking

In many embedded design environments, it is not possible for every member of a design team to have an emulator. The HP 64700 Series LAN connectivity provides remote access from a networked host. Now you can share a central emulator and target from a PC or workstation. Rapid file transfers—at rates of up to 6 Mbytes per minute—can increase your productivity. The HP 64700B LAN connects to all popular Ethernet 803.2 networks through a 10Base2 (BNC ThinLAN) connector or a 15 pin AUI (attachment unit interface). The system supports TCP/IP protocols, LAN gateways and ARPA/Berkley standards.

Emulation Bus Analysis

Emulation bus analysis provides real-time, nonintrusive operation along with extensive triggering, tracing, and qualification features. Analysis features include selective tracing, time-tagging, pre-store and a choice of 1K, 8K, 64K or 256K trace depths. These comprehensive resources combine to help you solve both simple and complex problems.

With dual-bus architecture you can setup and view traces without breaking processor execution. Selective tracing of microprocessor code flow without interrupting execution is a major strength of the HP 64700 Series emulators and analyzers.

You can combine up to eight hardware breakpoints, each consisting of address, data and status comparators. The HP 64700 Series permits you to specify sequential trace specifications constructs, i.e. "find A, followed by B..." up to eight levels deep. The analyzer will trigger on and store all subsequent executions, or store only specified execution information.

Precise time-tagging of events helps you identify discrepancies in code execution. The analyzer logs each event with its execution time. Bus cycle, instruction, and module duration can be measured at full processor speeds.

Prestore helps pinpoint possible problem areas in the code by determining which of several functions is accessing a variable and is responsible for corrupting it.

Real-Time Emulation

The HP E3471A includes the microprocessor, emulation monitor, run control circuits and up to 4M of dual-port emulation memory. The background monitor uses no target address space.

HP's high-speed emulation memory requires zero wait states during real-time execution. This lets you display and modify emulation memory without interrupting target processor execution. This capability creates a powerful nonintrusive development environment.

Extensive breakpoint capabilities are included, allowing you to define where to stop code execution. You can define unlimited software breakpoints, allowing you to halt execution at any instruction point.

Real-time hardware breakpoints increase the flexibility and power of this feature, extending functionality to include stopping at processor based on address, data and status information.

Flexible Memory Configuration

Emulation memory is available as replacement memory in your embedded design in 256K, 1M or 4M sizes mappable in 1K blocks.

Symbolic Support

Symbolic debugging clarifies trace list interpretation by allowing you to see program symbols in the trace list. This feature facilitates quick identification of problems involving the interaction between software and hardware. You can also use symbols in emulation commands and expressions to simplify command entries and user interaction.

C Debugger for PCs and Workstations

The C debugger user interface is a mouse-driven, graphical user interface for HP 64700 emulators. It runs on PCs with a Microsoft Windows 95 based interface and on an HP 9000 Series 700 workstation as an X/Motif interface. The interface offers the same look and feel on both PCs and workstations*.

The debugger gives you the ability to perform trace analysis, control program execution, set breakpoints, display variables and establish emulator configuration parameters. It takes full advantage of the emulator's dual-bus architecture and dual-ported memory to perform many C and assembly debug functions while the target runs at full speed. This means that you can handle C debugger functions such as setting breakpoints, displaying and editing C variables and measuring C program execution.

Traditionally such functions could only be performed when the user program was stopped.

The debugger supports language tools from Hitachi, which provides software tools compatible with the HP E3471A emulators*. The Hitachi toolset includes a C cross-compiler and assembler which runs on PCs and HP 9000 Series 700 workstations**.

Terminal-Mode Operation

A firmware-resident ASCII terminal interface is embedded in the emulator, supplying commands for all emulation and analysis features. Commands are ASCII strings; the system accepts file transfers using industry-standard formats. Because any terminal can access these commands host independence is possible.

- For support on Sun SPARC workstations contact you local HP sales representative
- ** For support of IAR SYSTEMS AB assembler and compiler contact your local HP sales representative.

HP E3471A Specifications

Processor Compatibility					
Model E3471A:	Hitachi H8S/2241,2242, 2245, 2246. 2653, 2255,				
Electrical					
Maximum Clock Speed:	E3471A (5 V) :25 MHz E3471A (3 V) :13 MHz with no-wait states required for emulation or target system memory.				
Minimum Clock Speed:	E3471A : 32 KHz				
Operation Voltage:	2.7 — 5.25 V				
Power:	Primary power supplied by HP 64700 card cage				
Environmental					
Temperature:	Operating, 0 to +40 °C (+32 to +104 F); Non-operating, —40 to +60 °C (—40 to 140 F)				
Altitude:	Operating, 4600 m (15,000 ft); Non-operating, 15300 m (50,000 ft)				
Regulatory Compliance when installed in HP 6					
Electromagnetic Interference:	EN55011 (CISPR Group1 Class A)				
Safety:	E3471A is self-certified to IEC 1010-1 and CSA-C22.2				
Physical					
Cable length:	Probe to card cage approximately 0.6 m (24")				
Dimensions:	see figures 2 - 5.				




Figure 2. Adapters and Cable Dimensions




Figure 3. 120 pin QFP Socket Adapter Dimensions for HP E3471B (HP P/N E3471-61620)

Notice for the QFP Socket Adapter

The QFP Socket Adapter is an expendable supply because the electrical contacts degrade gradually as the flexible probe cables attached and detached.




Figure 4. 128 pin QFP Socket Adapter Dimensions for HP E3471C (HP P/N E3471-61621)

26mm (1 022)

26mm (1 022)

4mm
(0 167)
(0 167)

26mm (1.02")

Figure 5. 100 pin QFP Socket Adapter Dimensions for HP E3471D (HP P/N E3471-61622)

One QFP socket adapter is supplied with each of HPE3471B, C, and D. Please prepare some spares of the QFP socket adapter in advance.

HP E3471A AC Timing Specifications Vcc = 5 V, f = 20 MHz

Characteristics	Symbol	H8S/2655		HP E3471A		Unit
		min.	max.	Typical*	1Worst	
Clock cycle time	tCYC	50	500	-	-	ns
Clock pulse high width	tCH	20	-	24	10	ns
Clock pulse low width	tCL	20	-	21	10	ns
Clock rise time	tCr	-	5	2	15	ns
Clock fall time	tCf	-	5	3	15	ns
Crystal oscillator setting time(reset)	tOSC1	10	-	10	10	ms
Crystal oscillator setting time	tOSC2	10	-	10	10	ms
(software standby)						
External clock output setting delay time	tDEXT	500	-	500	500	us
/RES setup time	tRESS	200	-	-	275	ns
/RES pulse width	tRESW	20	-	-	20	tcyc
NMI reset setup time	tNMIRS	200	-	-	260	ns
NMI reset hold time	tNMIRH	200	-	-	200	ns
NMI setup time	tNMIS	150	-	-	225	ns
NMI hold time	tNMIH	10	-	-	10	ns
Interrupt pulse width	tNMIW	200	-	-	235	ns
IRQ setup time	tIRQS	150	-	-	180	ns
IRQ hold time	tIRQH	10	-	-	10	ns
IRQ pulse width	tIRQW	200	-	-	200	ns
Address delay time	tAD	-	20	12	35	ns
Address setup time	tAS	10	_	18	-5	ns
Address hold time	tAH	15	_	22	0	ns
Pre-charge time	tPCH	55	_	75	45	ns
CS delay time 1	tCSD1	_	20	11	35	ns
CS delay time 2	tCSD2	_	20	12	35	ns
CS pulse width	tCSW	105	-	119	95	ns
Address strobe delay time	tASD	-	30	12	45	ns
Read strobe delay time 1	tRSD1	_	30	10	45	ns
Read strobe delay time 2	tRSD2	_	30	9	45	ns
CAS delay time	tCASD	_	20	11	35	ns
Read data setup time	tRDS	15	-	15	45	ns
Read data setup time	tRDH	0	_	0	0	ns
Read data access time 1	tACC1	-	25	25	-5	ns
Read data access time 1	tACC2	_	75	75	45	ns
Read data access time 2	tACC2	-	125	125	95	ns
Read data access time 3	tACC3	-	175	175	145	
Read data access time 5	tACC4	-	225	225	195	ns
		-				ns
WR delay time 1	tWRD1	-	30	12	45	ns
WR delay time 2	tWRD2	-	30	9	45	ns
Write data strobe pulse width 1	tWSW1	30	-	42	20	ns
Write data strobe pulse width 2	tWSW2	55	-	68	45	ns
Write data delay time	tWDD	-	30	21	45	ns
Write data setup time	tWDS	0	-	12	-15	ns
Write data hold time	tWDH	10	-	10	-5	ns
WR setup time	tWCS	15	-	18	0	ns
WR hold time	tWCH	15	-	17	0	ns
/CAS setup time	tCSR	15	-	20	0	ns
WAIT setup time	tWTS	30	-	30	60	ns
WAIT set hold time	tWTH	5	-	5	5	ns
BREQ setup time	tBRQS	30	-	30	60	ns
BACK delay time	tBACD	-	30	11	45	ns
Bus floating time	tBZD	-	50	50	65	ns
BREQO delay time	tBRQOD	-	30	15	45	ns
/DREQ setup time	tDRQS	30	-	-	60	ns
/DREQ hold time	tDRQH	10	-	-	10	ns
/TEND delay time	tTED	-	30	-	45	ns
DACK delevations 1	+D A CD1		30	_	45	no
DACK delay time 1	tDACD1	-	30	-	43	ns

^{* 1} Typical outputs measured with 50pF load

HP E3471A AC Timing Specifications Vcc = 3 V, f = 10 MHz

Clock cycle time Clock pulse high width Clock pulse low width Clock rise time Clock fall time Clock fall time Crystal oscillator setting time(reset) Crystal oscillator setting time (software standby) External clock output setting delay time TRES TRES pulse width TRES TRIMIT reset setup time TRES TRIMIT reset hold time T	35 35 35 	500	5. Typical	35 15 15 20 20 500 275 20 260 200 225 10	ns ns ns ns ns ms ms ms tcyc ns
Clock pulse high width tCH Clock pulse low width tCL Clock rise time tCr Clock fall time tCF Crystal oscillator setting time(reset) tOSC Crystal oscillator setting time (software standby) External clock output setting delay time tDEX /RES setup time tRES /RES pulse width tRES /RES pulse width tNMIF NMI reset setup time tNMIF NMI reset hold time tNMIF NMI setup time tNMIF NMI setup time tNMIF NMI setup time tNMIF NMI hold time tNMIF IRQ setup time tIRQS IRQ pulse width tIRQS Address delay time tAS Address hold time tAS Address hold time tAS	35 35 35 	15 15 15	47 4 3 20 20 500 - - - - - -	35 15 15 20 20 500 275 20 260 200 225 10 235 180 10	ns ns ns ns ms tcyc ns
Clock pulse low width tCL Clock rise time tCr Clock fall time tCf Crystal oscillator setting time(reset) tOSC Crystal oscillator setting time (reset) tOSC (software standby) External clock output setting delay time tDEX /RES setup time tRES /RES pulse width tRES NMI reset setup time tNMIF NMI reset hold time tNMIF NMI setup time tNMIF NMI setup time tNMIF NMI setup time tNMIF NMI pold time tNMIF NMI pold time tNMIF IRQ setup time tIRQS IRQ pulse width tIRQS Address delay time tAS Address hold time tAS Address hold time tAS	35 	15 15 15 - - - - - - - - - - - - - - - -	47 4 3 20 20 500 - - - - - -	35 15 15 20 20 500 275 20 260 200 225 10 235 180 10	ns ns ns ms us us tcyc ns
Clock rise time tCr Clock fall time tCf Clock fall time tCf Crystal oscillator setting time(reset) tOSC Crystal oscillator setting time (reset) tOSC (software standby) External clock output setting delay time tDEX /RES setup time tRES /RES pulse width tRES NMI reset setup time tNMIF NMI reset hold time tNMIF NMI setup time tNMIF NMI setup time tNMIF NMI setup time tNMIF NMI hold time tNMIF IRQ setup time tIRQS IRQ old time tIRQS IRQ pulse width tIRQS Address delay time tAS Address hold time tAS	T 5000 S 2000 N 200 S 1500 H 100 N 2000 C 200 300 300 C 200 300 C 200 300 C 200 300 C 200	15 15 15 - - - - - - - - - - - - - - - -	4 3 20 20 500 - - - - - - -	15 15 20 20 500 275 20 260 200 225 10 235 180	ns ns ms ms us tcyc ns ns ns ns ns ns ns ns
Clock fall time tCf Crystal oscillator setting time(reset) tOSC Crystal oscillator setting time (reset) tOSC (software standby) External clock output setting delay time tDEX /RES setup time tRES /RES pulse width tRESN NMI reset setup time tNMIF NMI reset hold time tNMIF NMI setup time tNMIF NMI setup time tNMIF NMI hold time tNMIF INC setup time tIROS INC setup time tIROS INC setup time tIROS Address delay time tAD Address setup time tAS Address hold time tAS	T 5000 S 2000 N 200 RS 2000 S 1500 H 100 N 2000 C 200 300 300 C 200 300 C 200 300 C 200 C	15	3 20 20 500 - - - - - - - -	15 20 20 500 275 20 260 200 225 10 235 180	ns ms ms us ns tcyc ns ns ns ns ns ns ns ns
Crystal oscillator setting time(reset) tOSC Crystal oscillator setting time (toSC (software standby) External clock output setting delay time tRES (RES setup time tRES) (RES pulse width tRES) NMI reset setup time tNMIF NMI reset hold time tNMIF NMI setup time tNMIF ING setup time tNMIF ING setup time tIROS ING Setup time tAS Address setup time tAS	T 5000 S 2000 N 200 RS 2000 S 1500 H 100 N 2000 S 1500 N 2000 S 1500 H 2000 S 1500 H 2000 S 1500 H 2000 S 2000 300 S 2000 300 S 2000 S 2000 300 S 2000 S 200		20 20 500 - - - - - - -	20 20 500 275 20 260 200 225 10 235 180	ms ms ms us ns tcyc ns
Crystal oscillator setting time (software standby) External clock output setting delay time tDEX /RES setup time tRES /RES pulse width tRES /RES pulse width tNMIF NMI reset setup time tNMIF NMI setup time tNMIF NMI setup time tNMIF NMI setup time tNMIF NMIF NMIF NMIF NMIF NMIF NMIF NMIF	T 5000 S 2000 N 20 RS 2000 RH 2000 S 1500 H 100 N 2000 G 30 30 30		500 - - - - - - - - -	20 500 275 20 260 200 225 10 235 180 10	ms us ns tcyc ns ns ns ns ns ns
(software standby) External clock output setting delay time tDEX /RES setup time tRES /RES pulse width tRES\ NMI reset setup time tNMIF NMI reset hold time tNMIF NMI setup time tNMIF NMI betup time tNMIF NMI betup time tNMIF NMI hold time tNMIF Interrupt pulse width tNMIF IRQ setup time tIRQ IRQ hold time tIRQ Address delay time tAD Address setup time tAS Address hold time tAS	T 5000 N 200 N 200 RS 2000 RH 2000 S 1500 W 2000 S 1500 H 100 N 2000 - 200 30	- - - - - - - - - - - - - - - - - - -	500 - - - - - - - -	500 275 20 260 200 225 10 235 180 10	us ns tcyc ns ns ns ns ns ns
External clock output setting delay time /RES setup time /RES pulse width NMI reset setup time NMI reset hold time NMI setup time NMI betup time NMI hold time Interrupt pulse width IRQ setup time IRQ hold time IRQ pulse width Address delay time Address hold time t ABA TESN TESN	S 2000 N 20 RRS 2000 RH 2000 S 150 H 10 W 2000 S 150 H 10 N 2000	- - - - - - - - - - - - - - - - - - -	- - - - - - - -	275 20 260 200 225 10 235 180	ns tcyc ns ns ns ns ns
/RES setup time tRES /RES pulse width tRES\ NMI reset setup time tNMIF NMI reset hold time tNMIF NMI setup time tNMIF NMI hold time tNMIF NMI hold time tNMIF Interrupt pulse width tNMIF IRQ setup time tIRQS IRQ hold time tIRQS IRQ pulse width tIRQS Address delay time tAD Address setup time tAS Address hold time tAS	S 2000 N 20 RRS 2000 RH 2000 S 150 H 10 W 2000 S 150 H 10 N 2000	- - - - - - - - - - - - - - - - - - -	- - - - - - - -	275 20 260 200 225 10 235 180	ns tcyc ns ns ns ns ns
/RES pulse width tRESN NMI reset setup time tNMIF NMI reset hold time tNMIF NMI setup time tNMIF NMI hold time tNMII Interrupt pulse width tNMII IRQ setup time tIRQ: IRQ hold time tIRQ IRQ pulse width tIRQN Address delay time tAD Address setup time tAS Address hold time tAH	N 200 RS 2000 RH 2000 RH 100 H 100 W 2000 S 150 H 10 N 2000 - 20 30		- - - - - - -	20 260 200 225 10 235 180	tcyc ns ns ns ns ns ns ns
NMI reset setup time tNMIF NMI reset hold time tNMIF NMI setup time tNMI NMI hold time tNMIF INTERPRETARING SETUP TIME IRQ setup time tIRQU IRQ hold time tIRQU IRQ pulse width tIRQU Address delay time tAD Address setup time tAS Address hold time tAH	RS 2000 RH 2000 S 150 H 10 W 2000 S 150 H 10 W 2000 	40	- - - - - -	260 200 225 10 235 180 10	ns ns ns ns ns ns
NMI reset hold time tNMIF NMI setup time tNMI NMI hold time tNMI Interrupt pulse width tNMI IRQ setup time tIRQ! IRQ hold time tIRQ! Address delay time tAD Address setup time tAS Address hold time tAH	RH 200 S 150 H 10 W 200 S 150 H 10 N 200 - 20 30	40	- - - - - -	200 225 10 235 180 10	ns ns ns ns ns
NMI setup time tNMI NMI hold time tNMI Interrupt pulse width tNMI IRQ setup time tIRQ! IRQ hold time tIRQ! Address delay time tAD Address setup time tAS Address hold time tAH	S 150 H 10 W 200 S 150 H 10 V 200 	40	- - - - -	225 10 235 180 10	ns ns ns ns
NMI hold time tNMI Interrupt pulse width tNMI IRQ setup time tIRQ! IRQ hold time tIRQ! IRQ pulse width tIRQ! Address delay time tAD Address setup time tAS Address hold time tAH	H 10 W 200 S 150 H 10 N 200 	40	- - - -	10 235 180 10	ns ns ns ns
Interrupt pulse width tNMI' IRQ setup time tIRQ! IRQ hold time tIRQ! IRQ pulse width tIRQ! Address delay time tAD Address setup time tAS Address hold time tAH	W 2000 S 150 H 10 W 2000 	- - - 40	- - -	235 180 10	ns ns ns
IRQ setup time tIRQ: IRQ hold time tIRQ! IRQ pulse width tIRQ! Address delay time tAD Address setup time tAS Address hold time tAH	S 150 H 10 N 200 - 20 30	- - - 40	- - -	180 10	ns ns
IRQ hold time tIRQI IRQ pulse width tIRQI Address delay time tAD Address setup time tAS Address hold time tAH	H 10 N 200 - 20 30	- 40	-	10	ns
IRQ pulse width tIRQ\ Address delay time tAD Address setup time tAS Address hold time tAH	N 200 - 20 30	40	-		
Address delay time tAD Address setup time tAS Address hold time tAH	20	40		200	
Address setup time tAS Address hold time tAH	20 30		11		ns
Address hold time tAH	30	-			ns
			43		ns
Pre-charge time tPCF	1 110	-	46	25	ns
	H 110	-	147	110	ns
CS delay time 1 tCSD	1 -	40	12	40	ns
CS delay time 2 tCSD	2 -	40	11	40	ns
CS pulse width tCSV	V 210	-	247	210	ns
Address strobe delay time tASE) -	60	10	60	ns
Read strobe delay time 1 tRSD	1 -	60	9	60	ns
Read strobe delay time 2 tRSD	2 -	60	10	60	ns
CAS delay time tCAS	D -	40	11	40	ns
Read data setup time tRDS	30	-	30	45	ns
Read data hold time tRDF	H 0	-	0	0	ns
Read data access time 1 tACC	:1 -	50	50	45	ns
Read data access time 2 tACC	2 -	100	100	95	ns
Read data access time 3 tACC	3 -	150	150	145	ns
Read data access time 4 tACC	:4 -	200	200	195	ns
Read data access time 5 tACC	:5 -	250	250	245	ns
WR delay time 1 tWRD)1 -	60	11	60	ns
WR delay time 2 tWRD)2 -	60	11	60	ns
Write data strobe pulse width 1 tWSV	V1 60	-	94	60	ns
Write data strobe pulse width 2 tWSV	V2 100	-	144	100	ns
Write data delay time tWDI	D -	60	18	60	ns
Write data setup time tWD:		-	37		ns
Write data hold time tWDI			20		ns
WR setup time tWC			44		ns
WR hold time tWCl			43		ns
/CAS setup time tCSF			44		ns
WAIT setup time tWTS			60		ns
WAIT set hold time tWTi			10		ns
BREQ setup time tBRQ			60		ns
BACK delay time tBAC			9		ns
Bus floating time tBZE			100		ns
BREQO delay time tBRQO			13		
					ns
/DREQ setup time tDRQ			-		ns
/DREQ hold time tDRQ			-	10	ns
/TEND delay time tTED			-		ns
DACK delay time 1 tDACI DACK delay time 2 tDACI			-	60 60	ns ns

^{* 1} Typical outputs measured with 50 pF load

Ordering Information



Terminal-Based Emulation System

Model Description

E3471A 25-MHz emulator card for H8S/2241/42/45/46 and 2653/55

E3471x* Flexible probe cables

64794A 8 K-deep emulation bus analyzer card, 80 channels

64172B 1 MB SRAM memory module (20 ns)

64700B Card cage

Emulation System Options

E3471B	120-pin flexible cable
E3471C	128-pin flexible cable
E3471D	100-pin flexible cable
64172A	256-KB, SRAM memory module (20 ns)
64173A	4 MB, SRAM memory module (25 ns)

64704A 1 K-deep 80-channel emulation bus analyzer card
64794C 64 K-deep emulation bus analyzer card, 80 channels
64794D 256 K-deep emulation bus analyzer card, 80 channels

Software Options for Workstations

For each software model number ordered, purchase one media option and at least one license option for each concurrent user.

Media/License Options

B3752A C debugger user interface

Opt AAY* HP 9000 Series 700 manuals/media (DDS DAT tape)

Opt UBY HP 9000 Series 700 single-user license Opt AJ4** IBM-PC manual/media (3.5" floppy disc)

Opt UDY IBM-PC single-user license

* HP Unix 9.0 or later

Flexible Cable Configuration

Processor	Pin	Package Type		Configuration of
	Count	QFP	TQFP	Emul.bd. + Flex. Cable
H8S/2653/55	120	none	Yes (.4)	E3471A + E3471B
H8S/2653/55	128	Yes (.5)	none	E3471A + E3471C
H8S/2241/42/45/46	100	Yes (.5)	Yes (.5)	E3471A + E3471D

Yes —Package is supported No —Package is not supported

() —Pin pitch (mm)

Software Support

HP provides support (support via telephone and software upgrades) through the purchase of the service contract. Contact your HP field engineer for more information.

For more information on Hewlett-Packard Test & Measurement products, applications or services please call your local Hewlett-Packard sales offices. A current listing is available via Web through Access HP at http://www.hp.com. If you do not have access to the internet please contact one of the HP centers listed below and they will direct you to your nearest HP representative.

United States:

Hewlett-Packard Company Test and Measurement Organization 5301 Stevens Creek Blvd. Bldg. 51L-SC Santa Clara, CA 95052-8059 1 800 452 4844

Canada:

Hewlett-Packard Canada Ltd. 5150 Spectrum Way Mississauga, Ontario L4W 5G1 (905) 206 4725

Europe:

Hewlett-Packard European Marketing Centre P.O. Box 999 1180 AZ Amstelveen The Netherlands

Japan:

Hewlett-Packard Japan Ltd. Measurement Assistance Center 9-1, Takakura-Cho, Hachioji-Shi, Tokyo 192, Japan Tel: (81-426) 48-0722 Fax: (81-426) 48-1073

Latin America:

Hewlett-Packard Latin American Region Headquarters 5200 Blue Lagoon Drive 9th Floor Miami, Florida 33126 U.S.A. (305) 267 4245/4220

Australia/New Zealand:

Hewlett-Packard Australia Ltd. 31-41 Joseph Street Blackburn, Victoria 3130 Australia 1 800 629 485

Asia Pacific:

Hewlett-Packard Asia Pacific Ltd 17-21/F Shell Tower, Times Square, 1 Matheson Street, Causeway Bay, Hong Kong Fax: (852) 2506 9285

Data subject to change. Printed in U.S.A. 08/96 5965-3342E

Copyright © Hewlett-Packard Company 1996

^{*} See Flexible Cable Configuration

^{**} Windows 95 only and only with 64700B